G, Dhanabalan, Michael Rajan H.B, and Ashok R. “Resource Efficient Design of 16 X 16 Multiplier by Block RAM Generalized to N X N Multiplier Realized in FPGA”. International Research Journal of Multidisciplinary Technovation 7, no. 5 (September 24, 2025): 75–93. Accessed June 12, 2026. https://asianresassoc.org/journals/index.php/irjmt/article/view/2062.